



Jezici za opis hardvera

Luka Simić

Matematička gimnazija

15. 05. 2023.



Agenda

1. Motivacija

2. HDL jezici



3. Ostalo?



Motivacija – generalno

- Zašto uopšte pričati o ovome?

Integrисана kola




Ciklus razvoja

- **Softver:**


- Planiranje
- Analiza
- Dizajn
- Implementacija
- Testiranje
- Održavanje
- ...


- **Hardver:**

- Specifikacija
- Arhitektura
- Dizajn
- Verifikacija
- *Layout*
- Fabrikacija
- Validacija




Šta će nam?






Šta će nam?



Murov zakon



Data source: Wikipedia ([wikipedia.org/wiki/Transistor_count](https://en.wikipedia.org/wiki/Transistor_count))

OurWorldinData.org – Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.



Agenda

1. Motivacija

2. HDL jezici

3. Ostalo?



Razlike od programskih jezika

- Ne izvršavaju se na procesoru
- Moraju da se pretvore u hardver
- Nisu proceduralni

```
module and_2 (
    input in1,
    input in2,
    output out
);
    assign out = in1 & in2;
endmodule
```

\leftrightarrow

```
bool and_2 (
    bool in1,
    bool in2
) {
    return in1 && in2;
```

Primeri

```
module mux_2 (
    input [31:0] i0,
    input [31:0] i1,
    input control,
    output [31:0] out
);
    assign out = control ?
        i1 :
        i0;
endmodule
```

```
int mux_2 (
    int i0,
    int i1,
    bool control
{
    return control ?
        i1 :
        i0;
}
```

```
module mux_2 (
    input [31:0] i0,
    input [31:0] i1,
    input control,
    output reg [31:0] out
);
    always @(*) begin
        if (control == 1'b0)
            out = i0;
        else
            out = i1;
    end
endmodule
```



```
int mux_2 (
    int i0,
    int i1,
    bool control
) {
    int out;
    if (control == 0)
        out = i0;
    else
        out = i1;
    return out;
}
```



Primeri

```
module red (
    input clk,
    input in,
    output reg out
);
    reg prev;
    always @ (posedge clk) begin
        prev <= in;
        out <= (in == 1'b1) && (prev == 1'b0);
    end
endmodule
```



Primeri

```
module red (
    input clk,
    input in,
    output reg out
);
    reg prev;
    always @ (posedge clk) begin
        prev <= in;
        out <= (in == 1'b1) && (prev == 1'b0);
    end
endmodule
```



Primeri

```
module red (
    input clk,
    input in,
    output reg out
);
    reg prev;
    Reg i
    always @ (posedge clk) begin
        For (i +)
    end
endmodule
```



Agenda

1. Motivacija

2. HDL jezici

3. Ostalo?



Hvala na pažnji!

Pitanja?